Abstract -The traditional way of approaching device-level placement problems for analog layout is to explore a huge search space of absolute placement representations, where cells are allowed to illegally overlap during their moves [3, 101. This paper presents a novel exploration technique for analog placement, operating on the set of tree representations of the layout [6, 21, where the typical presence of an arbitrary number of symmetry groups of devices is directly taken into account during the search of the solution space. The efficiency of the novel approach is due to the use of red-black interval trees [4], data structures employed to support operations on dynamic sets of intervals.
Introduction
Topological representations of block placements are encoding systems of feasible placement configurations, encrypting the positioning (topologic) relations between blocks. They gained attention as an alternative approach to the absolute representation (see, e.g., [3]) since they ensure the exploration of a solution space restricted to only feasible placements. While placement techniques based on absolute representation trade-off a larger number of moves in a combinatorial optimization framework for easier-and quicker-to-build layout configurations not always physically realizable, the techniques adopting topological representations trade-off a smaller number of moves for more complex-to-build, feasible layouts.
The first remarkable nonslicing encoding system named sequence-pair was introduced by Murata et al. [9] . An 0 ( n 2 ) algorithm building the placement was used for the evaluation of the codes consisting of pairs of sequences of block permutations.
More recently, a different approach -based on computing the longest common subsequence in a pair of weighted sequences -was proposed by Tang et al. [ 
This algorithm achieves
O(n log logn) running time using an efficient implementation of priority queues. Nakatake et al. devised a meta-grid structure called bounded-sliceline grid to define "left-right'' and "abovebelow" positioning relations between blocks [ 1 11, but the redundancy of this representation is very high. The corner block list, proposed more recently [7] , is a representation that can be used to encode floorplans with zero dead-space ("mosaic" floorplans).
Different from the previous encoding systems, the tree -based representations define the topologic relations between blocks dependent on their dimensions. Guo et al. proposed the ordered tree (0-tree) representation -a tree with n + 1 nodes, encoded by (T,n), where I is a 2n-bit string identifying the branching structure of the tree relative to a traversal order and n is a per- 
Analog placement and topological representations
The traditional way of approaching device-level placement problems for analog layout is to explore a huge search space, where the cells are represented by means of absolute coordinates, using typically the simulated annealing combinatorial optimization algorithm. This exploration, which allows cell overlaps during their moves (translations, changes of orientation) in the chip plane, is used by placement tools in several software systems for analog layout [3, 101. Since this strategy often exhibits a slow convergence, the alternative approach is to use nonslicing topological representations in order to explore only feasible placement solutions. However, selecting an appropriate encoding is not straightforward. Many analog designs contain along an asymmetric component an arbitrary number of symmetry groups of devices (that is, groups having distinct symmetry axes), each group containing an arbitrary number of pairs of symmetric devices, as well as self-symmetric devices -presenting a geometrical symmetry and sharing the same axis with its group. The main reason of symmetric placement (and routing) is to match the layout-induced parasitics in the two halves of a group of devices. Placement symmetry can also be used to reduce the circuit sensitivity to thermal gradients. Failure to adequately balance thermal couplings in a differential circuit can introduce unwanted oscillations. In order to combat potentially-induced mismatches, the thermally-sensitive device couples should be placed symmetrically relative to the thermally-radiating devices.
Due to symmetry constraints, most of the codes of any topological representation would be infeasible in symmetry point of view. Only a tiny fraction (typically under 1%) of the solution space of a topological representation contains symmetricfeasible codes relative to a given set of constraints [ 11. A topological representation is a good candidate for the exploration of the solution space in analog placement only if it possesses a well-defined property characterizing those codes able to generate placements such that symmetry constraints are satisfied. Such a property would allow to efficiently restrict the exploration only to the subspace of those "symmetric-feasible" codes. Appropriate properties could be formulated for sequence-pairs [l] and tree representations [12, 13 (see Section 3), but whether the corner block list [7] possesses one is still a research topic.
This paper presents a novel exploration technique for the solution space of analog placement problems operating on a subset of the binary tree representations [2] , where the typical pres-ence of an arbitrary number of symmetry groups of devices is directly taken into account. Note that the paper focuses on the efficiency of the exploration of the solution space; other important aspects specific to analog placement like, for instance, eliminating systematically-induced mismatches for matching devices identically specified, arranging devices such that critical structures are shared in common, handling thermal constraints, dealing with noise coupling, are beyond the scope of the paper, although the implementation (Section 4) takes into account part of these aspects. The efficiency of the novel approach is due to the use of red-black interval trees [4] , data structures mainly employed to support operations on dynamic sets of intervals. This paper is organized as follows. Section 3 will present the novel O(n1ogn) evaluation algorithm which complexity is better than the one of any other existent topological algorithm supporting symmetry constraints.' An illustrative example will show the algorithm flow. Finally, Section 4 will present an overview of the experimental results and Section 5 will summarize the conclusions of this research.
3 Analog placement with symmetry using a red-black interval tree
The algorithm described below is executed in each inner-loop iteration of the simulated annealing, evaluating the layout code after each move. It assumes that the placement encoding is a binary tree? like the one in Fig. 3(a) , whose nodes correspond to the devices. The binary tree representation imposes the following vertical and horizontal positioning constraints: (a) each device in the left subtree is above its parent device; (b) if the y-projections of two devices are overlapping, the device of the node visited first in a preorder traversal of the tree (visit any node before its left and right subtrees) is to the left of the device whose node is visited the second. In addition, since not all the binary trees can lead to a layout satisfying a given set of symmetry constraints, we shall consider only the trees having the following "symmetric-feasibility" property: for any devices A and B in a symmetry group, node A precedes B in the inorder traversal (visit any node in between its left and right subtrees) of the binary tree if and only if node sym(A) -corresponding to A's symmetric pair -succeeds node sym(B) in the preorder traversal. The tree in The algorithm computes the coordinates yi since in the preorder traversal the nodes corresponding to the devices below are visited before the nodes of the devices above due to the vertical positioning constraints (a) (see the example in Section 3.2). In the absence of symmetry constraints one traversal of the tree is sufficient; however, a second traversal may be necessary in order to satisfy they-symmetry constraints of the type: yi = y, for two symmetric devices (Bi,Bj). As the traversal of the binary tree is performed in linear time, the computation of yi's is done in O(n) time.
3.Using an interval tree for the evaluation of the binary tree representation
After the computation of the y-coordinates, the abscissae of the devices are determined inserting them in the layout while traversing the binary tree representation and updating the contour of the left or right border of the partial placement configuration. The subtle part of the algorithm is the use of a red-black interval tree, data structure efficiently supporting operations on dynamic sets of intervals. The interval tree is a binary search tree, each node having associated a closed interval whose interior is disjoint from the intervals of the other nodes, but whose union is a closed interval as well. In our case, the union of the node intervals will always be [O,H], where H is the chip height. In addition, the intervals of the nodes in any left subtree are to the left (on the real line) of the node interval, while the intervals in the right subtree are to the sight of the node interval. Moreover, the interval tree is organized as a red-black tree [4] -a binary search tree with an extra bit of storage per node: its color, which can be either red or black.3 In addition, if a node is red its children must be black (the Nil pointers are also considered black leafs), and every path from a node to a descendant leaf contains the same number of black nodes. An example of a red-black interval tree as described above is displayed in Fig. 1 . By constraining the way nodes can be colored on any path from the root to a leaf, red-black trees ensure that no such path is more than twice as long as any other [4] , so the tree is approximately balanced.
The general scheme of the algorithm computing the device abscissae is given below. First, the root of the red-black interval tree is created, the node having attached the interval [O,H]. Afterwards, the binary tree topological representation is walked in preorder, such that the blocks to the le$ are visited before the ones to the right (see the horizontal positioning constraints). The red-black interval tree is iteratively updated as a result of the new y-spanning interval [yi,yj +hi] of device Bj, which is inserted in the tree.
In the absence of symmetry constraints, one preorder traversal of the binary tree encoding would suffice. In most of the cases, one single traversal cannot yield a feasible placement in symmetry point of view. The fact that the binary tree code possesses the of symmetric devices. For the sake of readability, the algorithm was simplified assuming, for instance, that all the devices subject to symmetry constraints belong to a single symmetry group. The implementation is more refined though, able to deal with an arbitrary number of symmetry groups; self-symmetric devices are handled as well. Note that most of the circuits in Table 1 The procedures ZnsertNode and DeleteNode insert/ delete a node from the red-black interval tree, preserving the properties of this tree, which were stated at the beginning of this section. The insertion and deletion techniques take O(1ogn) time each and are fully discussed in [4] . In addition, the ZnsertNode procedure contains the constructor of a "red-black" node v having attached an interval denoted v.1 (its low and high extremes being denoted min{v.Z} and max{v.Z}), an abscissa v.x for the computation of the xi values, and the node color (red or black). In the preorder traversal, v.x represent abscissae of vertical segments on the right border of the chip; in the inverse traversal, they are abscissae of the left border. Hence, v.x and xi are computed using (C-style) conditional assignments.
The procedure UpduteRedBlackTree follows the cases of the interval trichotomy of the two intervals v .Z and [a,b] , that is, the three cases: In the cases (a) and (b), the procedure UpdateRedBlackTree is recursively called for the left and, respectively, right subtree. The cases (cl) and (c2) are similarly handled; the only difference is that the interval v.Z is shortened by eliminating the overlap with [a,b] since the intervals in the tree must be disjoint. The number of nodes in the interval tree can increase only in the situation (c3) due to the fragmentation of the interval v. Z in at most three segments. On the other hand, the number of nodes in the interval tree can decrease only in the case (c4), when all the nodes (but one) having intervals completely overlapped by [a, b] will be recursively deleted by the procedure Deletelnterval.
The procedure Deletelnterval eliminates (using DeleteNode) the nodes with intervals entirely overlapped by [a, b]. Its pseudocode had to be skipped due to lack of space, but its behavior should be clear from the illustrative example. The procedure MergeAdjacentZntervals WithSameAbscissae identifies the nodes VI, vp having the intervals adjacent to v. Z . For instance, if v is the root in Fig. 1 (v.Z = [30,40] ), v1 is the node whose interval is [20, 30] and vp is the node whose interval is [40, 50] . If, e.g., V I .x = v.x, then the root would get its interval modified to [20, 40] , while v1 would be removed since it is not necessary any longer, the two segments of the contour being collinear. Finding the successor and predecessor nodes in a binary search tree is easy r41.
Illustrative example
Consider the binary tree in Fig. 3(a) Fig. 3(a) is the argument of UpdateRedBlackTree in the first iteration. Since in the interval trichotomy the case is as in Fig. 2(c3 (red-black property violation!), a left rotation as well as a modification of the node coloring are performed in order to restore the red-black property (see Fig. 4 , the third tree).
The successive modifications of the red-black interval tree are displayed in Fig. 4 . After each iteration, the inorder walk of the red-black interval tree describes exactly the contour of the right border of the chip. Note that in the "block F'-iteration the case is as in Fig. 2(c4 Fig. 4 corresponds to the placement in Fig. 3(b) . The current width of the layout is W = max{v.x} = 15.
Note that the x-symmetry constraint for the pair of cells (C,J) is still not satisfied: indeed, ((xc + WC) + X J = 15) > (2x5ydis = 14). In the first traversal, the position of the symmetry axis is determined and the rightmost devices in the symmetry pairs are positioned attempting to meet the x-symmetry constraints (Xi + wi) + x j = 2 x 5 y h b . However, due to the topologic constraints, some of these devices may be pushed further to the right. A second traversal of the binary tree encoding (Fig. 3(a) ) in the inverse order (that is, J,I,. . .,B,A) will yield the final placement in Fig. 3(c) . The red-black interval tree restarts with only one node vo having v0.Z = [0,12] and the abscissa v0.x = W = 15.
Afterwards, the red-black tree is evolving such that after each iteration it describes the left border of the chip.
Complexity analysis
The red-black tree can have at most n nodes since there are ;it most n segments on the border contours determined by the 17-spanning intervals ki,yj + hi], hence the red-black tree has a maximum height of [210g2(n)1 [4] . Since the node insertions and deletions take O(logn), we may be tempted to consider O(1ogn) the worst-case time bound per iteration. However, this is not true due to the case (c4): when the tree decreases in size, up to O(n) nodes can be deleted! However, using the aggregate method of amortized analysis [4], it can be shown that the amortized time bound is O(1ogn) per iteration. In an amortized analysis, the time required to perform a sequence of operations is averaged over all the operations performed. Intuitively, the reason is that each node can be deleted at most once for each time it is created. Since there are n iterations per binary tree traversal, the overall time complexity is Note that a balanced search (AVL) tree [8] could be also used to achieve the same time complexity. However, balance is maintained in AVL trees by as many as O(1ogn) rotations after a node deletion? whereas at most two rotations are necessary to maintain the red-black tree after an insertion, and at most three rotations after a deletion [4] . Such an approximately balanced tree structure is sufficient to achieve a complexity of O(nlogn), at the same time being more efficient in terms of practical computation effort.
O(nl0gn).

Experimental results
A placement tool for analog layout using selectable exploration algorithms has been implemented in C++ on a SUN Blade 100 workstation. The tool can operate both with different topological representations and different code evaluation algorithms. In addition, a complementary placement algorithm based on the traditional absolute representation has been embedded in the tool as well. The tool uses a simulated annealing optimizer with a complex cost function comprising, along with the chip area and estimated wire length, different penalty terms like, e.g., modeling device separation constraints. Besides symmetry constraints, the tool handles systematically-induced device mismatches, alignment constraints, and performs shape optimizations. Table 1 displays (part of) the results of our experiments. The performance of the algorithm described in this paper has been evaluated in comparison with the algorithm based on 0-trees from [12] , and a simpler algorithm of quadratic complexity using binary trees [ 13. Additional tests with a traditional algorithm The last red-black tree corresponds to the layout in Fig. 3(b) . Actually, all the known exploration techniques supporting symmetry constraints have been evaluated. The test benchmarks are analog blocks containing symmetry groups of devices, components of a spread spectrum transceiver used in wireless modems. performed by the simpler algorithm [l] due to the overhead of maintaining the red-black interval trees. In addition, the results when using the absolute representation are much worse, both in terms of time and quality. The symmetry constraints affect significantly the running times of all the algorithms based on topological representations. Besides more complex evaluation algorithms, the moves within the simulated annealing optimizer are more expensive since they often involve whole symmetry groups. 
